Verilog basics - isolating a bit in a sum

Inside an always statement: c <= a + b; s <= c[7]; What if I wanted to do: s <= (a+b)[7]; It does not work as such (compiler error), but it'd be convenient in that I do not want t...