DChak3New Contributor6 years agousing hard IP libraries in cadance simulator Hi I have created a project where I used different hard IP's like pcie, nios processor,emif etc. So how can I simulate this IP's in my simulation environment. I have gone through the documents and I...Show More
RichardT_alteraSuper Contributor6 years agoThe user guide below could guide you to simulate the PCIE design example. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ptile_pcie_avst.pdf#page=121
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockR_Tile PCIEPCIe bringup in Agilex 5Tranceiver Enhanced PCS Basic mode questionsAgilex 7 F-Tile 200G hard IP de-feature clarification