Use of dedicated analog input and dual-purpose analog pins for digital signals on Max10

Question

I have a MAX 10 design (part: 10M08SAM15317G) in which I'm attempting to use the MAX 10 ADC Hard IP Block to capture signals on the dedicated Analog Input (Pin ANAIN[1]) while preserving the the dual purpose analog inputs (ADC[1]IN[1..8]) for digital IO.I have configured the MAX 10 ADC Hard IP Block to only use CH0 (ANAIN[1]) while de-selecting CH1-8 and TSD inputs. However, during placement I still get conflicts on all of the dual purpose analog inputs like so:Info (176311): Pin lh_data_io[0] is assigned to pin location Pin_G5 (IOPAD_X10_Y21_N21)
Info (176311): Pin ~ALTERA_ADC1IN4~ is assigned to pin location Pin_G5 (IOPAD_X10_Y21_N21)Is it possible to use the MAX 10 ADC Hard IP Block  to capture analog signals from ANAIN[1] while preserving the dual purpose analog inputs for digital signals? If so, what configuration is required to do this? Thank you.

jonway_c_intel · Accepted Answer

No, you cannot use the rest of the dual-purpose pins as GPIO pins if you are using the ADC, despite you are just using the ANAIN pins.

Forum Discussion

Use of dedicated analog input and dual-purpose analog pins for digital signals on Max10

2 Replies

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)