Peter01New Contributor2 years agoUse case of SLD hub controller I want to use SLD hub in MAX-V FPGA. The sink of SLD hub would be SLD node in the FPGA fabric. How about the source of SLD hub ? , what is it's input ? (channel and protocol).
FarabiRegular Contributor to Farabi2 years agolink : https://www.intel.com/content/www/us/en/docs/programmable/723698/current/supported-system-debugging-tools.htmlregards,Farabi
FarabiRegular Contributor to Farabi2 years agolink : https://www.intel.com/content/www/us/en/docs/programmable/723698/current/supported-system-debugging-tools.htmlregards,Farabi
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockPCIe bringup in Agilex 5GTS JESD204C IP Evaluation Mode not workingR_Tile PCIEArria 10 DDR4 IP - Using Hyperlynx DDRx Batch Wizard With Failed Simulation Results