Forum Discussion

Occasional Contributor

2 years ago

Unified FFT not giving expected results

Using Quartus Prime Pro 22.4.0 and Questa Starter FPGA 2022.1 I created a Unified FFT with: Log2Size = 11 Fixed Point Reset Active High Input width = 8 twiddle 14 Full word growth (output = 2...

my_fft_unified_intel_FPGA_unified_fft_104_we42ppy_chanIn_cunroll_x.zip5 KB

Kshitij_Intel

Frequent Contributor

2 years ago

Hi David,

If your input data is continuously valid then you definitely need to apply a constant input valid signal. but if you are feeding valid input data at some random times then this input valid is help you to feed the correct data to the IP.

Can you please share the project to look into it.

Thank you

Kshitij Goel

Forum Discussion

Unified FFT not giving expected results

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang