MamaSaruOccasional Contributor2 years agoTX sync header error insertion in Arria 10 GX Hi, I have a problem regarding Tx error insertion function on Arria 10 GX 10GBASE-R with FEC. I have built two duplex 10GBASE-R with FEC PHYs on my board, connecting Tx to Rx through DAC cable. Pa...Show More
ZiYing_IntelFrequent Contributor2 years agoHi MamaSaru,Do you still have any question about this issue?Best regards,zying
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX