MamaSaruOccasional Contributor2 years agoTX sync header error insertion in Arria 10 GX Hi, I have a problem regarding Tx error insertion function on Arria 10 GX 10GBASE-R with FEC. I have built two duplex 10GBASE-R with FEC PHYs on my board, connecting Tx to Rx through DAC cable. Pa...Show More
ZiYing_IntelFrequent Contributor2 years agoHi MamaSaru,Do you still have any question about this issue?Best regards,zying
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration