MamaSaruOccasional Contributor2 years agoTX sync header error insertion in Arria 10 GX Hi, I have a problem regarding Tx error insertion function on Arria 10 GX 10GBASE-R with FEC. I have built two duplex 10GBASE-R with FEC PHYs on my board, connecting Tx to Rx through DAC cable. Pa...Show More
ZiYing_IntelFrequent Contributor2 years agoHi MamaSaru,Do you still have any question about this issue?Best regards,zying
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockPCIe bringup in Agilex 5GTS JESD204C IP Evaluation Mode not workingR_Tile PCIEArria 10 DDR4 IP - Using Hyperlynx DDRx Batch Wizard With Failed Simulation Results