MamaSaruOccasional Contributor1 year agoTX sync header error insertion in Arria 10 GX Hi, I have a problem regarding Tx error insertion function on Arria 10 GX 10GBASE-R with FEC. I have built two duplex 10GBASE-R with FEC PHYs on my board, connecting Tx to Rx through DAC cable. Pa...Show More
ZiYing_IntelFrequent Contributor1 year agoHi MamaSaru,Do you still have any question about this issue?Best regards,zying
Recent DiscussionsHow to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane SkewRequest for private case.PCIe Enumeration Failure for CXL IPStratix-10G FPGA Transceiver Configuration for Ethernet MAC 100G ControllerRegarding the TX settings of MIPI CSI2 IP