Forum Discussion

Occasional Contributor

2 years ago

Solved

TSE GMII gmii_rx_dv without data_rx_valid signal

Dear Community, I am using the Triple Speed Ethernet IP Core with the GMII interface on a board with a Cyclone 10GX220. The TSE MAC command register was initialised with: 0x2033 (SW Reset, Pad E...

Ethernet

Zarquin
2 years ago
Wasn't a timing problem. It was a evaluation dialogue window problem:
community.intel.com/t5/FPGA-Intellectual-Property/Triple-Speed-Ethernet-MII-GMII-Timing-Issue/m-p/1531419#M28109

paveetirrasrie_Altera

Frequent Contributor

2 years ago

Hi Zarquin,

I'm glad that you've found the rootcause.

I just want to confirm with the dialogue box, so if you closed the dialogue box, TSE IP doesn't work as intended?

Regards,

pavee

Forum Discussion

TSE GMII gmii_rx_dv without data_rx_valid signal

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset