Triple Speed Ethernet MDIO constraint

I am trying to constrain the MDIO port using set_input_delay for the Altera TSE IP core. I am a bit confused because the PHY chip & IEEE spec show a max 300ns clock to out relative to the MDC clock. ...