Forum Discussion
SERMASWATHIKA
Contributor
2 years agotiming_error_for_pll_afi_clock_on_ddr3_ip_controller
Hi Team, I am checking the design with ddr3 interface, nios processor and other interfaces also in cyclone v gx device(5CGXFC5C6F27C7). I have given memory clock as 400 Mhz(ddr3 ip parameter setti...
TingJiangT_Intel
Contributor
2 years agoHi there, you are using 22,1 std right? I can't start the compilation with your project. It always exit unexpeactly.
TingJiangT_Intel
Contributor
2 years agoHere is the error.
BTW I notice that your qsf shows that you used 21.1 pro. May I know the exact edition you are using to open the project.
- SERMASWATHIKA2 years ago
Contributor
Hi,
I am using quartus 22.1 version only. And this is the qsf file which i am seeing in my archive folder. I am not sure how this is changing in your tool