Altera_ForumHonored Contributor13 years agoTime-based encryption in simulations? Hi folks, I'm trying to think of a solution to make time-based simulation IP (verilog). We use vencrypt to protect the ip already. I was thinking about the possibility of using system call...Show More
Altera_ForumHonored Contributor13 years agoWe do something like that in synth already. My hope was for a simulation solution
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO