Forum Discussion

Occasional Contributor

3 years ago

The max output frequency of fPLL Intel Arria 10 FPGA IP

Hi, We are using the fPLL Intel Arria 10 FPGA IP, the input reference clock is set to 100MHz, PLL output frequency is set to 2GHz, as shown in the attached screenshot. However, we found the act...

Ash_R_Intel

Regular Contributor

3 years ago

Hi,

You are right.

The PLL max output frequency is limited by the VCO frequency which is 1.6GHz. Please refer the datasheet for IOPLL specifications:

https://www.intel.com/content/www/us/en/docs/programmable/683771/current/i-o-pll-specifications.html#dropdown-1-0-1-1-1--1

Regards

BXia

Occasional Contributor

3 years ago

Hi,

Thanks for your reply.

However, we are using fPLL, but not the IOPLL, we refer to Fractional PLL Specifications (attched image here), the max frequency is 14GHz.

Are the fPLL and IOPLL have the same specifications?

Forum Discussion

The max output frequency of fPLL Intel Arria 10 FPGA IP

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang