Altera_ForumHonored Contributor17 years agosynthesis of legacy ddr2 controllerCan I try the synthesis of legacy ddr2 controller. If yes, what changes I need to do in the generated core. Please reply
Recent DiscussionsConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsMAX10 TSE reference designCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted