Forum Discussion

anat's avatar
anat
Icon for New Contributor rankNew Contributor
9 months ago
Solved

Stratix10 PHY Lite IP - Output clocks

Hi Team, Are the additional output clocks (outclk1, outclk2, outclk3, outclk4) generated by PHY Lite IP, synchronous to each other?
Memory
  • AdzimZM_Altera's avatar
    AdzimZM_Altera
    9 months ago

    Hi


    "Are the additional output clocks (outclk1, outclk2, outclk3, outclk4) generated by PHY Lite IP, synchronous to each other?"

    • Yes


    Regards,

    Adzim


AdzimZM_Altera's avatar
AdzimZM_Altera
Icon for Regular Contributor rankRegular Contributor
9 months ago

Hi


"Are the additional output clocks (outclk1, outclk2, outclk3, outclk4) generated by PHY Lite IP, synchronous to each other?"

  • Yes


Regards,

Adzim