Forum Discussion
NMR
New Contributor
1 year agoStratix 10 PHYlite : initial data on the data_io port of the PHYlite is missing at data_to_core
Hi Team, Some of the initial data on the data_io port of the PHYlite is missing when it reaches the data_to_core port. Additionally, although one group is a copy of another, I am observing data devi...
AdzimZM_Altera
Regular Contributor
1 year agoHi
I think since the dynamic reconfiguration is enabled, there are calibration and testing will be done to the IP.
This process will expect some mismatch of the data and it will run for multiple loops.
Regards,
Adzim
NMR
New Contributor
1 year agoHi AdzimZM,
In dynamic reconfiguration , though I increase the tap value around mid(262) for pin input , I didn't find any delay in actual simulation .I referred the below one. Here I have doubt that how will we select the dq pin between 2 and 9.Additionally at specific pin selection (from 2 to 9) , what I need to keep at field[8:7]?
Please help me with this
- NMR1 year ago
New Contributor
Hi,
Is there any update?