Stratix 10 DDR EMIF pin map implements works for example design but fails for our board design

Hi, We have two DDR4 EMIFs on each die of 1SG10MHN3F74C2LG_U1 FPGA on our boards. The earlier implementation of our board had mistakes and the control address pins were split across banks and also p...