AKhan15New Contributor7 years agoSimulating SCFIFO in modelsim Hello, I am new to HDL and embedded systems in general so i apologise for asking a dumb question. I created the SCFIFO from the intel IP core. I only used the asynchronous clear, data, q, read and...Show More
Recent Discussions[Test] Agilex 7 TTK[Test] Agilex 7 XCVR and System PLLAgilex5 o_tx_ready and o_rx_ready not assertingInconsistent Eyes with S10 E-tile Transceiver.R-TILE PIPE DIRECT MODE SIMULATION PHY STATUS ISSUE IN RESET RELEASE SEQUENCE