Forum Discussion

New Contributor

1 year ago

Simulating a GPIO IP basic example.

Hi Intel Team, I am new to the Quartus prime Pro software and am having some difficulty in creating a wave from simulation of a system I have designed via the platform designer tool. The TLDR is th...

Jesd

SyafieqS

Super Contributor

1 year ago

Do you mind to share the snapshot and error message of it?

I found some open source reference similar issue of different vendor explaining the issue

https://verificationacademy.com/forums/t/error-file-in-protected-region/42493

Also last part mentioned some workaround, can you take a look if that is feasible?

Forum Discussion

Simulating a GPIO IP basic example.

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration