Serial communication with HPS-UART using QSYS

Question

Hello guys,

I am new and I started learning altera from this June. I am using DE10 standard with cyclone 5 fpga.

My fpga project needs 64 bit input and it delivers 64 bit output. I am thinking of using UART serial to establish the communication and my board's usb-uart only supports only through HPS processor it seems.

I dont have that much resources to build the configuration in QSYS.

If anybody have any suggestion on this, Please help me with your opinion.

Thank you

vicky1 · Answer

Hi,welcome to Intel community &amp; I would like to suggest you , please first go through the related documents available on Intel website like Cyclone V HPS reference manual, Golden Hardware Reference Design (GHRD), training, old thread related to HPS in community etc. since you have started learning recently.For Cyclone V with HPS refer the below application note,https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an706.pdfhttps://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/soc/exm-hps-fpga-interface.htmlhttps://www.intel.com/content/www/us/en/programmable/documentation/sfo1410143707420.html#sfo1410067621113HPS related threads &amp; training,https://forums.intel.com/s/topic/0TO0P000000MWjkWAG/hps?language=en_UShttps://forums.intel.com/s/question/0D50P00003yySNhSAM/route-hps-uart-pins-to-fpga-pins-de0-nano-soc?language=en_UShttps://www.intel.com/content/www/us/en/programmable/support/training/catalog.htmlwhen you will start the actual project, please open new thread for each &amp; every specific issue.Regards,Vicky

Forum Discussion

Serial communication with HPS-UART using QSYS

1 Reply

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO