Forum Discussion

dsun01's avatar
dsun01
Icon for Contributor rankContributor
3 years ago
Solved

run AN708 on Quartus 21.3

Dear Support, I downloaded AN708_q170. try to run it in my quartus 21.3. after I update the IP. the platform designer, told me Error: top.DUT.dma_rd_master: DUT.rd_dts_slave (0x80000000..0...
  • Wincent_Altera's avatar
    Wincent_Altera
    3 years ago

    Hi David,

    I did some investigation and determined that Quartus 17.0 onwards don't allow test bench generation with critical hard blocks not connected. The reference design attached in AN708 was generated using Quartus 17.0 only. This Quartus version allows test bench generation with hip_pipe and hip_control conduit exported. My suggestion at the moment will be please revert back to Quartus 17.0 to use QYS feature to generate the test bench system.

    To encounter this, I have opened an internal case to resolve this; so the AN708 simulation and test bench generation are also validated to allow migration. Hope the related team will work on this.
    Please accept my apologies for the frustration you have faced. Hope this is clarified.

    Regards,

    Wincent_Intel

Wincent_Altera's avatar
Wincent_Altera
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi,

Can you share with me how your resolved the compilation issue?

For error "Error: Unexpected error writing the ensemble: java.io.FileNotFoundException:"

Can you please check if The software was installed under Program Files folder ?
If YES, I would suggest you to try unistalled Quartus Suite and installed again on root directory (C:\Altera).

Probably the problem was the space in the installation path ("Program Files").

Hope this help,

Regards,

Wincent_Intel

dsun01's avatar
dsun01
Icon for Contributor rankContributor
3 years ago

Hi Wincent_Intel

the Quartus was installed at C:\intelFPGA_pro\21.3

for the compilation,

1. did an IP auto update.

2. the new IP not support 12 bit CAS( or RAS I can't remember), first time I change it to 16 bits, then the error happens. after I change it to 14 bits. then it compile OK.

Thank you,

David

  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi David,


    Can I know where you change the CAS/RAS bits ? is it inside platform designer ?

    Hoping to hear back from you.

    Regards,
    Wincent_Intel

    • dsun01's avatar
      dsun01
      Icon for Contributor rankContributor
      3 years ago

      Yes, use platform designer. original package set to 12bit. the first time I choose 16 bits. there is a conflict of the base address. after I change it to 14 bits, it compiled.

      thank you,

      • Wincent_Altera's avatar
        Wincent_Altera
        Icon for Regular Contributor rankRegular Contributor
        3 years ago

        Hi Dsun,

        Can you share with me which/where is 12bits value you are adjusting ? Maybe a printscreen ?
        I am interested to know the originally issue that might be causing the error so that I can further escalate this issue.

        Regards,

        Wincent_Intel