Altera_ForumHonored Contributor12 years agoreference design with DDR3 DIMMsIs there any reference design with DDR3 DIMMs? Preferably for Stratix V and RDIMMs, preferably 2 8GB RDIMMs per channel.
Recent DiscussionsGTS SDI II IP Core...what is the tx_vid_clkout frequencyDoes AXI Multi-Channel DMA IP support CvP ?Request for private case.MAX10 TSE reference designConfusion for TX Clock direction for Triple Speed 1G Ethernet IP?