Altera_ForumHonored Contributor13 years agoreference design with DDR3 DIMMsIs there any reference design with DDR3 DIMMs? Preferably for Stratix V and RDIMMs, preferably 2 8GB RDIMMs per channel.
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width