Altera_ForumHonored Contributor13 years agoreference design with DDR3 DIMMsIs there any reference design with DDR3 DIMMs? Preferably for Stratix V and RDIMMs, preferably 2 8GB RDIMMs per channel.
Recent DiscussionsGTS JESD204C IP Evaluation Mode not workingCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsAVST FIFO and AVST Demultiplexer IP Simulation BehaviorStratix 10 fPLL is cascade source mode doesn't lockPCIe bringup in Agilex 5