Altera_ForumHonored Contributor12 years agoreference design with DDR3 DIMMsIs there any reference design with DDR3 DIMMs? Preferably for Stratix V and RDIMMs, preferably 2 8GB RDIMMs per channel.
Recent DiscussionsConstraints not being picked for DCFIFOF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via Hub