Forum Discussion

saranya's avatar
saranya
Icon for New Contributor rankNew Contributor
5 years ago

Reason for not getting read data valid.

FPGA(Cyclone V) is endpoint, outbound. I could able to write data but couldn't read it back. I have attached the image below. There I have observed that readdatavalid is always low. Can anyone s...
Macnica_FAE's avatar
Macnica_FAE
Icon for New Contributor rankNew Contributor
5 years ago

Did calibration complete properly on the memory? What type of memory? I've seen it where the write is still pending and cannot complete since the memory is not available (failed calibration) so the reads get held up. Also note that readdatavalid only occurs when you are reading bursts (I think), and if it's just one read then the waitrequest indicates when read data is valid.