Forum Discussion
Occasional ContributorAgilex7 M PCIe MCDMA: debug toolkit attachment
I got F-tile debug toolkit working by sourcing xcvr_reconfig_clk from an IOPLL and defining debug-Avalon signals as virtual pins. I didn't notice false-path constraints in example's .sdc.terp file early enough, so there are violations reported from xcvr_reconfig_clk to internal slow_clk in MCDMA. Anyway the toolkit is operational now, and hopefully the violations will be gone once I get the next build done with false paths defined.
Thanks for support!
Ju-Ti
ContributorHi Ju-Ti,
You need to get Quartus work first. Otherwise, the generated example might be incomplete.
The M-series dev kit has 2x MCIO from R-Tile, and 1x FMC from F-Tile. The Q25.3.1 Pro I'm using can generate MCDMA example design for the R-Tile on the Agilex7 I-series dev kit. For a simple test, you can choose "PIO using MCDMA Bypass" design. After a successful compilation, you can start to migrate the design to the M-series dev kit.
If you want a jtag master to control the p0_hip_reconfig, you can connect them in the qsys, and comment/remove virtual pins in the qsf. The MCDMA supports several user modes. Some signals may not be enabled in the selected mode.
Regards,
Rong
Ju-TiThank you, Rong. I'll try also I-series R-tile that you mentioned.
