Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Ram memory read 2 cycle delay

I use Memory compiler in MeagWizard to generate 1-port Ram. but there are both one register at input and output, this make read delay 2 cycle. I want to know if there is anyway to make Ram...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

On the latter pages, there should be option to disable registered outputs.