JET60200Contributor4 years agoquestion about “ A10SOC as PCIE RC ” hello expert, We plan to start an “ A10SOC PCIE RC” design, while the peer side PCIe EP is a "pcie subcard w/ (gen3x8)". Our target is to run Linux System on this A10SOC (HPS), and use HPS AR...Show More
Recent DiscussionsCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFO