RicardoCOccasional Contributor1 year agoQuartus 24.2 CXL ED support for DK-DEV-AGI027-RA Hi, The R-TIle Intel FPGA IP for Compute Express Link (CXL) Example Design in Quartus 24.2 does not provide an option for DK-DEV-AGI027-RA as a development board. How can the ED be generated for th...Show More
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration