RicardoCOccasional Contributor1 year agoQuartus 24.2 CXL ED support for DK-DEV-AGI027-RA Hi, The R-TIle Intel FPGA IP for Compute Express Link (CXL) Example Design in Quartus 24.2 does not provide an option for DK-DEV-AGI027-RA as a development board. How can the ED be generated for th...Show More
Recent DiscussionsSysID TimestampCyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestAVST FIFO and AVST Demultiplexer IP Simulation BehaviorUser controlled burst refreshF-tile ethernet hard ip in agilex7