Problem with EMIF IP and the related clocks in the .sdc file

I have instantiated a EMIF IP in Quartus 19.4. Alle emif clock are generated as the timing analyser shows (see attachment. But when I set a false path in the .sdc file for such a clock I get the fo...