Forum Discussion

Geats_X's avatar
Geats_X
Icon for New Contributor rankNew Contributor
12 months ago

problem to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*

Hi, I want to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* to generate a demo with gen3 1x4 mode. When I was compiling, the following error occurred: Error(22728): Synthesis is run ...
Pcie
RongY_altera's avatar
RongY_altera
Icon for Contributor rankContributor
12 months ago

If no further questions, I'll transit this case to community support. Thanks.



  • Geats_X's avatar
    Geats_X
    Icon for New Contributor rankNew Contributor
    12 months ago

    I have another question regarding device AGIB041R31B1I2VC, when I want to assign pin_perst_n to PIN_CG52. Why does PIN_PLANER display 'Editing location assignment is not successful. Not assignable'? The pins of PCIE tx and rx PCIe are all assigned in BANK12A.