Forum Discussion

New Contributor

1 year ago

problem to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*

Hi, I want to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* to generate a demo with gen3 1x4 mode. When I was compiling, the following error occurred: Error(22728): Synthesis is run ...

Pcie

RongY_altera

Contributor

1 year ago

If the errors you posted is due to the replacement of pio and mem with your own user logic, we may need to check your design connections.

PIO design is provided as a starting point for learning the basic mem read/write.

Regards,

Rong

Geats_X
New Contributor
1 year ago
ok, Rong. Thanks for your reply. I'll try to modify my design first.

Forum Discussion

problem to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration