Forum Discussion
Zarquin
Occasional Contributor
4 years agoPresentation of the Avalon-MM CV HIP for PCIe?
Dear community,
I'm confused about this figure from the ug_c5_pcie_avmm.pdf: What is depicted here? Are these the inputs and outputs of the (1) Avalon-MM CV Hard IP for PCI Express IP core or are ...
Zarquin
Occasional Contributor
4 years agoHello Wincent,
thank you for your effort, but it really doesn't help me, because that wasn't my question.
Regards
Zarquin