Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

PFL implementation and CFI interface on STRATIX4 design

I am using a the same design used in the reference board of stratix4 GX for the configuration interface of the FPGA. The configuration mechanism is implemented in a MAXII device (2210F256) and a flas...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi Philippe,

I have the same PFL configuration that you have described and I am experiencing the same problem where the FLASH programming completes but the verification fails. Did you find a resolution for your problem?

Best Regards,

Jody