PCIe Linux driver for Cyclone 10GX Gen 2, 1 lane

Hello,

I wish to connect the Cyclone 10 GX using 1 lane of PCIe 2.0 with an MCU that runs Linux. Is there any Linux Driver readily available for this purpose? The application interface of the IP would be either Avalon-ST or Avalon-MM. From the MCU side, only one PCIe gen 2 lane is available.

Pcie

Wincent_Altera
8 months ago
Hi CaptainPrice,

If there is no Linux driver readily available from Intel, would you suggest something from any other source.
>> I would suggest to use the pre-build window driver generated from the example design.
>> or try the Linux driver from the DMA design.

If not, could you please help in in understanding if any special requirements are there for developing a Linux driver for supporting the Avalon-MM or Avalon-ST hard IP for PCIe or would a standard PCIe driver do the job?
>> I wish to help you out, but driver support is out of my area of expert.
>> I would suggest to try out Jungo https://windriver.jungo.com/pcie-driver-development/?utm_term=pci%20driver%20development&utm_campaign=&utm_source=adwords&utm_medium=ppc&hsa_acc=3664282309&hsa_cam=22400116975&hsa_grp=180419442867&hsa_ad=743293310117&hsa_src=g&hsa_tgt=kwd-316360227596&hsa_kw=pci%20driver%20development&hsa_mt=p&hsa_net=adwords&hsa_ver=3&gad_source=1&gclid=CjwKCAjwktO_BhBrEiwAV70jXhu3GjBbt4b3bpByDh7KWu31hQwoVVMIjyNoEcTNU3TbJSRHoUI-oxoC8NYQAvD_BwE

Hope that answered your question.

Regards,
Wincent_Altera

4 Replies

Wincent_Altera
Regular Contributor
8 months ago
Hi,

The driver for Cyclone 10 GX Avalon Streaming Hard IP for PCIe and Avalon Memory-mapped Interface for PCIe are available in Windows version only.
For Cyclone 10 GX FPGA – PCIe* 2.0 x4 DMA reference design,
you may find the Linux driver in https://www.intel.com/content/www/us/en/design-example/714945/intel-cyclone-10-gx-fpga-pcie-2-0-x4-dma-design-example.html.
After unarchiving the par file, you will see the AN829_driver.tar file in the driver folder.

Regards,
Wincent_Altera
- CaptainPrice15
  New Contributor
  8 months ago
  Hello Wincent,
  Thanks a lot for your reply. If there is no Linux driver readily available from Intel, would you suggest something from any other source. If not, could you please help in in understanding if any special requirements are there for developing a Linux driver for supporting the Avalon-MM or Avalon-ST hard IP for PCIe or would a standard PCIe driver do the job?
  - Wincent_Altera
    Regular Contributor
    8 months ago
    Hi CaptainPrice,
    
    If there is no Linux driver readily available from Intel, would you suggest something from any other source.
    >> I would suggest to use the pre-build window driver generated from the example design.
    >> or try the Linux driver from the DMA design.
    
    If not, could you please help in in understanding if any special requirements are there for developing a Linux driver for supporting the Avalon-MM or Avalon-ST hard IP for PCIe or would a standard PCIe driver do the job?
    >> I wish to help you out, but driver support is out of my area of expert.
    >> I would suggest to try out Jungo https://windriver.jungo.com/pcie-driver-development/?utm_term=pci%20driver%20development&utm_campaign=&utm_source=adwords&utm_medium=ppc&hsa_acc=3664282309&hsa_cam=22400116975&hsa_grp=180419442867&hsa_ad=743293310117&hsa_src=g&hsa_tgt=kwd-316360227596&hsa_kw=pci%20driver%20development&hsa_mt=p&hsa_net=adwords&hsa_ver=3&gad_source=1&gclid=CjwKCAjwktO_BhBrEiwAV70jXhu3GjBbt4b3bpByDh7KWu31hQwoVVMIjyNoEcTNU3TbJSRHoUI-oxoC8NYQAvD_BwE
    
    Hope that answered your question.
    
    Regards,
    Wincent_Altera
Wincent_Altera
Regular Contributor
8 months ago
Hi,

I wish to follow up with you about this forum case.
Do you have any further questions on this matter ? Else do I have your permission to close this IPS ticket ?

Regards,
Wincent_Altera

Forum Discussion

PCIe Linux driver for Cyclone 10GX Gen 2, 1 lane

4 Replies

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX