Forum Discussion
UserID4331231
Occasional Contributor
1 year agoPCIe - DMA - External Descriptor Controller Example
Hello Everyone, I have following Agilex FPGA design requirements. PCIe x16 Endpoint with BAR size of minimum 8K - I have dependency that BAR 0 offset 0 to 8K must be reserved for my application sp...
UserID4331231
Occasional Contributor
1 year agoHi RongYuan
I confirm that I am using MCDMA Data Mover+External Descriptor Controller design using Q25.1 Pro.
and I plan on using PCIe EP on R-tile. The FPGA Device I have is Agilex 7 - AGIB027R29A1E1V.
Thanks