PCIe - DMA - External Descriptor Controller Example

Hello Everyone, I have following Agilex FPGA design requirements. PCIe x16 Endpoint with BAR size of minimum 8K - I have dependency that BAR 0 offset 0 to 8K must be reserved for my application sp...