Forum Discussion

New Contributor

6 years ago

Partial reconfiguration fails on arria 10, im getting PR_DONE time out and incompatible bitstream error.

I have a specific block in my design which is set to be of type "Reconfigurable" and is placed on "Fixed/Locked" (Fixed with expansion 1) Logic lock region. The PR controller ip is "Partial Reconfig...

sstrell

Super Contributor

6 years ago

It's hard to figure out what could be going on here, so I'd first say to compare your design and flow to the hierarchical PR tutorial app note and see if you've missed anything or set up anything incorrectly:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/archives/an806-17-1.pdf

If you find anything (or not) post back here.

#iwork4intel

Forum Discussion

Partial reconfiguration fails on arria 10, im getting PR_DONE time out and incompatible bitstream error.

Recent Discussions

Agilex 7 I Series Development Kit: External hardware access error when programming

F-Tile xcvr placement on DK-DEV-AGF023FA

MAX10 TSE reference design

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Constraints not being picked for DCFIFO