Forum Discussion

New Contributor

5 years ago

Solved

Parallel Flash Loader

We are using a MAX10 to configure an Arria V, serving as the bridge between Arria V and the 4 memory devices. I have noticed the fpga_nconfig is not being pulled low to initiate configuration but the Arria V is still being configured.

The device is configured at power up, is there something in the IP that allows configuration to take place at power up without fpga_nconfig?

Attached is a scope capture of fpga_nstatus (bottom trace) and fpga_nconfig (top trace) at power on.

The version of altparallel_flash_loader is WM1.0.

Thanks.

YuanLi_S_Intel
5 years ago
Yes, you are right.

3 Replies

YuanLi_S_Intel
Regular Contributor
5 years ago
Hi Brian,

Are you referring to Arria V's nCONFIG pin right? As per the user guide, it needs to be pulled high for configuration.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-v/av_5v2.pdf *Page 280)

Thank You
- BrianWissel
  New Contributor
  5 years ago
  YuanLi_S,
  
  Yes I am referring to the Arria V nConfig pin.
  
  I just want to confirm correct operation as the nConfig pin is never "released" high by the PFL engine, rather it rises with the power supply and stays high. I just want to confirm that this is correct, reference my attachment in my original post.
  
  Thanks,
  
  Brian
YuanLi_S_Intel
Regular Contributor
5 years ago
Yes, you are right.

Forum Discussion

Parallel Flash Loader

3 Replies

Recent Discussions

PCIe Enumeration Failure for CXL IP

Behavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000

Regarding MIPI CSI 2 TX

How to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane Skew

Agilex 7 R-Tile CXL Type-2 IP Hang with Incomplete CXL.cache Operations