ZaidSahawnehNew Contributor2 years agoNo link with 10G Low Latency I've been modifying my project from 40G ethernet to use the Intel 10G LL MAC. I removed the old MAC, and inserted the generated project for the 10G LL MAC into the design but when I connect a fiber f...Show More
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX