Forum Discussion

Honored Contributor

13 years ago

Need help getting TSE + RGMII working somehow. (no SOC)

Sirs, I am learning transceiver matters and want to play with ethernet packets for starters. My board is Arria II GX (EP2AGX260FF35I3) and it has 10/100/1000 Ethernet out of the box. I figured...

Altera_Forum

Honored Contributor

13 years ago

Problem solved. I found a TSE reference design here (https://www.altera.com/support/software/download/refdesigns/ip/interface/dnl-ref-tse-phy-chip.jsp). It is not using Nios and is targeting Arria II family device. Quartus II opens archive file, everything synthesizes and works out of the box.

Forum Discussion

Need help getting TSE + RGMII working somehow. (no SOC)

Recent Discussions

CORDIC ATan2 Failed to Generate

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay Calibration

I want to use a lot of 10GBase-R PHY on an Agilex 5 E

JESD240B - No license