ДлазаNew Contributor6 years agomy PLL does not set "pll_locked" to 1 when I lower "pll_powerdown" to 0. The flag "PLL Auto Reset" is set in the IP core
ДлазаNew Contributor6 years agoInput clock 50MHz, output clock -156.25MHz. Higher lickly jitter is high
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO
New ContributorNew Contributor
New ContributorNew Contributor
