ДлазаNew Contributor6 years agomy PLL does not set "pll_locked" to 1 when I lower "pll_powerdown" to 0. The flag "PLL Auto Reset" is set in the IP core
ДлазаNew Contributor6 years agoArria 10GX. FPLL have input pin - "pll_powerdown". This is analog of reset
Recent DiscussionsRX Mac segmented interface detailed informationFIT Rate for 5M570ZT144I5Nquartus ram gen full HDLAgilex 5 Reset Sequencer - Design Assitant reports IPC-40038 violationTriple-Speed Ethernet IP for Agilex 5 fails during Quartus Synthesis
