Forum Discussion
fa_fpga_enthusiast
Occasional Contributor
9 months agoHello,
This issue is blocking our progress. Could you please provide a solution?
We need to program the PHY using a TSE IP core that utilizes a GTS transceiver in the PCS layer. However, we have not found an MDIO module in the corresponding TSE configuration for Agilex-5 FPGAs.
We look forward to your response.
Thanks!