Jacky_changNew Contributor2 years agoMemory Interface : Arria_10 NIOS II + Address span extender + EMIF (x72 arria 10 GX DDR4 HILO) NIOS II has a limit of 32bit data length, I need to turn on Cache and use EMIF, the bridge is Address span extender, How to define IP parameters for the address span extender between NIOS II and EMI...Show More
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX