Jacky_changNew Contributor1 year agoMemory Interface : Arria_10 NIOS II + Address span extender + EMIF (x72 arria 10 GX DDR4 HILO) NIOS II has a limit of 32bit data length, I need to turn on Cache and use EMIF, the bridge is Address span extender, How to define IP parameters for the address span extender between NIOS II and EMI...Show More
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration