Forum Discussion
SOtsr
New Contributor
7 years agoMax10 on chip flash ip core issue
I try to write data to the internal flash, noticed that somehow the waitrequest signal is asserted for one clock cycle only. The clock is 25mhz. I noticed it through the signaltap.. Any idea?
SOtsr
New Contributor
7 years agoattached a signal tap waveform.