SOtsrNew Contributor7 years agoMax10 on chip flash ip core issue I try to write data to the internal flash, noticed that somehow the waitrequest signal is asserted for one clock cycle only. The clock is 25mhz. I noticed it through the signaltap.. Any idea? Show More
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FARegarding MIPI CSI 2 TXCyclone-V SCFIFO with M10K/MLAB memory - adding ECCMCDMA IP D2H Queue Reset Failure during Channel Re-allocationPCIe Hard IP - Can 'valid' De-assert Between SOP and EOP During DMA Read Completion?