Forum Discussion

New Contributor

2 years ago

Max 10 Jtag secure mode issues for lock/unlock jtag

Hi All, I am reviewing the doc for MAX 10 JTAG Secure Mode. https://www.intel.com/content/www/us/en/docs/programmable/683865/current/fpga-configuration-overview.html page 58 with topic 3.9 I...

Jesd

NurAiman_M_Intel

Super Contributor

2 years ago

Hi,

Per my understanding you are referring to design security. You can refer to AN 556 below for design security:

https://www.intel.com/content/www/us/en/docs/programmable/683269/current/verifying-jtag-secure-mode.html

Regards,

Aiman

Forum Discussion

Max 10 Jtag secure mode issues for lock/unlock jtag

Recent Discussions

How to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane Skew

Request for private case.

PCIe Enumeration Failure for CXL IP

Stratix-10G FPGA Transceiver Configuration for Ethernet MAC 100G Controller

Regarding the TX settings of MIPI CSI2 IP