Forum Discussion

DR123's avatar
DR123
Icon for New Contributor rankNew Contributor
6 years ago

MAX 10 EMIF DDR3 velocity transfer issue

Hi, I'm working on a DECA development board and I'm trying to transfer data from a FIFO to the on-board DDR3 through a Scatter Gather DMA and an EMIF controller for the DDR. The data are correctly t...
BoonT_Intel's avatar
BoonT_Intel
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Hi Yes, I think is the adapter handling this signal. The adapter should be the platform designer interconnect component.