Altera_ForumHonored Contributor9 years agoLow Latency PHY IP Core Transmitter Hello everyone, For the project I am working with, I need to use my stratix V GT transceiver SI board as a transmitter . I dont need to use the PRBS generator, the data i will send i already cr...Show More
harikrishnanNew Contributor2 years agoHi ,I followed these 3 steps and I still face this issue while compiling with a PLL ip.
Recent DiscussionsConfigurable transceiver enableF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client InterfaceF-tile 10GBASE-R firecode FEC IP (Agilex 7)Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5