Forum Discussion

New Contributor

6 years ago

Issues using ST-Avalon root port on Stratix 10 MX development Kit

Hello, I am developing a root port PCIe IP on my Stratix 10 MX development kit (1SM21BHU2F53E1VG) and I have some issues. When i compile my IP I got this error messages in Fitter step: Error(14566...

Nathan_R_Intel

Contributor

6 years ago

I believe you are running into a transceiver channel placement limitation. Could you check the following AN for guidelines. This following document list the limitation of Stratix 10 transceiver channel placement.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an778.pdf

Regards,

Nathan

Forum Discussion

Issues using ST-Avalon root port on Stratix 10 MX development Kit

Recent Discussions

Cyclone 10 GX IBIS-AMI models

MAX10 TSE reference design

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration