Is there a SPI core IP which is 'run-time programmable'?

The SPI core described in Embedded Peripherals IP User Guide (UG-01085) is not flexible with Master/ Slave, CPOL/CPHA, MSB/LSB settings. They have to be set at the system generation time but I need host SW to program these flexibly.

Thanks,

Asli