Is it possible to instantiate a Qsys IP from a newer version of Quartus in an older versioned project?

Question

We use Quartus 17.0.2 which unfortunately does not support EPCQA flash devices and we are trying to implement remote update. I am trying to use the ASMI Parallel II IP from version 17.1 which does support EPCQA and synthesize it in my Quartus 17.0 project.

Any insight would be really helpful. If anybody has other suggestions for how to write a new FPGA image onto an EPCQA device using a Quartus 17.0.2 build please let me know!

shafiqy_intel · Answer

Hi VCham,It is not possible to use EPCQ-A with Quartus 17.0.2 build. Plus, you are using ASMI Parallel II IP which not IP Compatibility.https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an822.pdfTherefore, you need to regenerate IP core and programming file.However, if you use a legacy device that is not supported in the Intel Quartus® Prime software version 17.1 and later, the Quartus 13.1 Version have patches available to download which add EPCQ-A support to legacy Quartus releases.https://www.intel.com/content/www/us/en/programmable/products/configuration-devices/support.html#software-downloadThanks

vcham · Answer

Hi,Thank you for your response. However, I have some questions. What do you mean by "if you use a legacy device"?Could you give me an example of that use case?

shafiqy_intel · Answer

Hi VCham,"if you use a legacy device" means the device that is not supported in Quartus 17.1 version.For exampleCyclone III device (last Quartus support this device is Quartus 13.1)Arria II device (last Quartus support this device is Quartus 14.1)Thanks

vcham · Answer

Ohhh okay I understand. We are using Cyclone V so that isn't the case for us. We also require that the Quartus release we use be Functional Safety Certified and I believe 13.1 is not unfortunately.

shafiqy_intel · Answer

Hi VCham,I think the best option for you is migrate to Quartus 17.1 version.Thanks

Forum Discussion

Is it possible to instantiate a Qsys IP from a newer version of Quartus in an older versioned project?

6 Replies

Recent Discussions

GTS SDI II IP Core...what is the tx_vid_clkout frequency

Behavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000

Does AXI Multi-Channel DMA IP support CvP ?

Request for private case.

MAX10 TSE reference design