AFienNew Contributor6 years agoIs it possible to connect the output of a Cyclone V dynamic delay chain to an ALTLVDS_RX SERDES receiver? I am using the ALTIOBUF IP core to control the dynamic delay chain. I was hoping to use the delay chain to fine-tune a DDR LVDS interface. Thanks!
Rahul_S_Intel1Frequent Contributor6 years agoHi , In Cyclone V , the delay chain did not have any connection to Alt LVDS .
Recent DiscussionsAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedCyclone V CAN triple samplingWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?About the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarification