AFienNew Contributor6 years agoIs it possible to connect the output of a Cyclone V dynamic delay chain to an ALTLVDS_RX SERDES receiver? I am using the ALTIOBUF IP core to control the dynamic delay chain. I was hoping to use the delay chain to fine-tune a DDR LVDS interface. Thanks!
Rahul_S_Intel1Frequent Contributor6 years agoHi , In Cyclone V , the delay chain did not have any connection to Alt LVDS .
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programming