Forum Discussion

Paul44's avatar
Paul44
Icon for New Contributor rankNew Contributor
1 year ago

IP Example Design (DDR4 IP) Synth only Missing Libraries?

Hi, please could I ask a question. Using Quartus prime pro (v24.1) to generate a basic DDR4 IP design targeting an Agilex7 device. Early stages of design. Just wishing to instantiate ddr4 ip block ...
Memory
HubertG's avatar
HubertG
Icon for Contributor rankContributor
1 year ago

Hi Paul44, can I request some of the details of the info from you which written in the earlier message ?

Thanks

Hubert